Perspectives on the Memory Wall

"It's the Memory, Stupid!"


Richard Sites


First, My Philosophy...

Use existing resources more wisely

Add minimal hardware support, isolate complexity

Modify software (OS/compiler/libs/apps) to exploit that hardware







The Game Plan

What's the problem?

- Numbers
- Pictures
- Details, details

What are we going to do about it?

- Good news
- Bad news
- Silver Bullet?

(Selective, Subjective) Chronology


The Memory Wall

Made simplifying assumptions


- $t_{avg} = p x t_{cache} + (1-p) x t_{memory}$
- Every 5th instruction references memory
- CPU speeds increase 50-100% / year
- DRAM speeds increase 7% / year

How long before ALWAYS waiting for memory?

The Original Prediction



A Picture's Worth



Why?


Lack of reference locality

- Registers
- Cache lines (∀ caches)
- TLB entries (btw, TLB == cache)
- VM pages (yup, VM == cache)
- DRAM pages (caching here, too)

Contention for resources almost dual of locality optimizations



Non-uniform DRAM Access



Possible Approaches

Use bigger, deeper cache hierarchies

Add more/better latency-tolerating features

- Non-blocking caches
- Out-of-order instruction pipelines
- More speculation
- Multithreading

Migrate intelligence ↔ DRAMs

Isolates complexity within one component

Create smarter memory subsystems


Make software control how cache is managed

Smarter How?

effective the more fictive ty, costeffective the more fictive ty, costeffective the more fictive ty, costeffective the more fictive ty, costscatter gattier the text and makes good
Reman addresses
use of DRAM resources, and makes
better use cache capacity better
better use of on-chip cache resources

Schedule backend (DRAM) accesses better Won't stated with mentional accesses with the stated among DRAM banks will be stated and banks will be stated and banks will be stated and banks and stated accesses.

Motivating Example




Wasted bus bandwidth
Low cache utilization
Low cache hit rate
Low TLB hit rate

Corneli


Gathering within the Impulse MC

Load only data needed by processor Gather sparse data to dense cache lines



Impulse Remapping

Exploit unused physical (shadow) addresses Remap at fine or coarse granularity



Indirection Vector Remapping

Memory controller maps aA[i] ⇒ A[iv[i]] Indirect accesses replaced by sequential Accesses to iv moved to MC

Dynamic Indirection Vectors

Don't know entire iv ahead?


```
for (i=0; i<N; i++)
sum += A[random()];</pre>
```

Stripmine loop:

```
aA = remap_DIV(A, &iv, 32, ...);
for (i=0; i<N/32; i++) {
  for (k=0; k<32; k++)
    iv[k] = random();
  flush_to_MC(iv);
  for (k=0; k<32; k++)
    sum += aA[k];
  purge_from_cache(aA);</pre>
```

Analogous to get/put

No-Copy Superpages



Cornell

The Impulse "Big Picture"

Improve memory locality via remapping

- Improve system bus utilization
- Increase cache efficiency


Increase throughput with parallelism

- Overlap CPU/memory activity
- Exploit parallel SDRAM banks

Exploit SDRAM's NUMA characteristics



Conceptual Organization



Parallel Vector Access Backend

Remapping controllers issue special vector ops

- Base-stride: issue (first address, stride, length) tuple
- Vector-indirect: issue four indices per cycle (tentative design)

Bank controllers make independent decisions

- Am I involved in this vector read?
- What elements must I fetch?
- How can I fetch them most efficiently?

When all elements fetched on a read ...

- Control lines indicate completion of vector read
- Coalescing done via wired-OR operations
- Bank controller bus speed matches system bus

PVA Solution Details

V=< V.B, V.S, V.L > (base, stride, length)
Fast Basic Functions

- FirstHit(V,b): first vector element of V that hits b
 Table lookup, multiply or shift and add
- NextHit(V.S): incremental index of next element
 Trivial PLA

Bank Controller Algorithm

Compute i = FirstHit(V, b)

If no hit, continue

Repeat until end of the vector:

Schedule access to memory location V.B + i * V.S i = i + NextHit(V.S)


Scheduling Heuristics

- Early row open
- Reordering and interleaving requests

Computer Systems Laboratory
Electrical and Computer Engineering


Cache-line Interleaved, Serial Vector Gathers

V = < 1024, 1, 16 > (same as cache-line fill)




Cache-line Interleaved, Serial Strided Vector Gathers

V = < 1024, 32, 16 > (vector gather)



Word Interleaved, Serial Vector Gathers


V = < 1024, 1, 16 > (cache-line fill)



CORNELL


Word Interleaved, Serial Strided Vector Gathers

V = < 1024, 2, 16 >



Cornell

PVA Stride-2 Gather




CORNELL

Bank Controller Components


- Firsthit predictor
- Request FIFO
- Register file
- Firsthit calculator
- Access scheduler
- Vector contexts
- Scheduling policy module
- Staging units (read and write)

Bank Controller Organization



CORNELL

Stride-1 Vectors (Cache Line Fills)




SDRAM PVA takes about same time as SRAM system PVA takes about same time as cache-line optimized controller

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Corneli

Stride-2 Vectors




SDRAM PVA takes about same time as SRAM system PVA takes about 1/2 time of cache-line optimized controller

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Corneli

Stride-4 Vectors




SDRAM PVA takes about same time as SRAM system PVA takes about 1/3-1/5 time of cache-line optimized controller

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

CORNELL


Stride-16 Vectors



Can't exploit bank parallelism as well SDRAM PVA still takes about same time as SRAM system

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Stride-19 Vectors (Diagonal Example)



PVA takes about same time as SRAM memory system PVA takes about same time as for stride-1 vector

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering



PVA Results Summary

FPGA Synthesis:

- 3600 lines of Verilog
- 10K logic elements and 2K on-chip RAM
- FirstHit() requires 2 cycles (under 20nsec at 100MHz)
- NextHit() requires 1 cycle
- Minimal increase in hardware complexity

Highlights of performance:

- Stride 1: PVA fast as usual cacheline-optimized serial unit (99%-108%)
- Stride 4: PVA 3x faster than pipelined serial gather unit
- Stride 19: PVA up to 33x faster than cacheline-optimized serial unit
- Specific gains depend on relative skew of the various vectors
- 2-5x faster than similar proposed designs

The Bad News

These are uniprocessor solutions

- Working on SMP adaptations
- Require hardware/software changes
- Complexity still isolated

Have to restructure code

- Compiler can do much of the work
- Can semi-automate the rest?
- Need better tools

Tools Wish List

Memory performance monitoring

- Better metrics
- Automatic identification of bottlenecks

Visualization

Interactive performance tuning

- Let compiler do what it can
- Exploit user's knowledge of application
- Exploit temporal locality better

So What Do We Do?

We're stuck with DRAM

- Economics
- Lack of viable alternatives

Everything we can

- Change hardware (where possible)
- Restructure code (at least recompile)
- Build better tools

The Impulse Team

- John Carter
- Al Davis
- Wilson Hsieh
- Kathryn McKinley

- Binu Mathew
- Mike Parker
- Lixin Zhang
- Zhen Fang
- Ali Ibrahim
- EE masters students

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Corneli

Questions?

www.cs.utah.edu/impulse www.csl.cornell.edu/~sam/papers sam@csl.cornell.edu

